




**Fig. 1A****MAIN CONCEPTS**


- (1) CLOCK-TREE FREE SCALABILITY
- (2) DISTRIBUTABLE LINE-INTERFACE CHIPS (ZINCS)
- (3) DISTRIBUTABLE SWITCH-MATRIX CHIPS (ZESTS)
- (4) WIRES SAVINGS DUE TO SERIAL-IZED & ASYNCH-RONOUS ZINC-ZEST LINKS
- (5) FABRIC-USE ARBITRATION
- (6) SWITCH-THRU SCHEDULING
- (7) BUFFER-OVER-LOAD PREVEN-TION
- (8) ERROR CORRECTION (SAFETY MARGIN FOR NON-REPEAT THROUGH-PUT)




Sheet 2 /

Fig. 2A







**Fig. 2C**




**Fig. 3**



**Fig. 4**  
**400**

# Fig. 5A






ZINC-to-ZEST Traffic

21-bit UNICAST REQUEST FIELD

Fig. 5B

514B




ZINC-to-ZEST Traffic

21-bit MULTICAST REQUEST FIELD

Fig. 5C

514C




ZEST-to-ZINC Traffic

21-bit NonTDM Unicast GRANT FIELD

514D

Fig. 5D




ZEST-to-ZINC Traffic

21-bit NonTDM Multicast GRANT FIELD

514E

Fig. 5E




ZEST-to-ZINC Traffic


21-bit TDM GRANT FIELD

514F

Fig. 5F




600



**Fig. 7A**

**700**



**Fig. 7B**

